Amanote Research
Register
Sign In
Layout Design Considering Electro-Thermal Properties for CMOS Inverter Composed of Multi-Pillar Vertical MOSFET
doi 10.7567/ssdm.2013.ps-3-16
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2013
Authors
A. Wang
T. Endoh
Publisher
The Japan Society of Applied Physics
Related search
Thermal Properties of Power Si MOSFET by Considering Electron - Phonon Scattering Using Monte Carlo Simulation
Transactions of The Japan Institute of Electronics Packaging
Schematic Design and Layout of Flipflop Using CMOS Technology
International Journal of Electronics and Communication Engineering
Design of 50-Nm Vertical MOSFET Incorporating a Dielectric Pocket
IEEE Transactions on Electron Devices
Electronic Engineering
Optical
Electrical
Magnetic Materials
Electronic
A Three-Level MOSFET Inverter for Low-Power Drives
IEEE Transactions on Industrial Electronics
Control
Systems Engineering
Computer Science Applications
Electrical
Electronic Engineering
Novel Electro-Thermal Coupling Simulation Technique for Dynamic Analysis of HV (Hybrid Vehicle) Inverter
Multidisciplinary Layout Design Optimization Method Using Multi-Fidelity Analysis Model Inspired by the Explicit Method (Application to Layout Design Problem Considering a Heat Dissipation Characteristic)
Transactions of the JSME (in Japanese)
High Frequency Inverter Using Power MOSFET.
IEEJ Transactions on Power and Energy
Electronic Engineering
Power Technology
Electrical
Energy Engineering
A Three-Level MOSFET Inverter for Low Power Drives
Thermal Properties of Chromium Compounds Composed of Chromate Film.
Journal of the Surface Finishing Society of Japan
