Test Planning for Modular Testing of Hierarchical SOCs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - United States
doi 10.1109/tcad.2004.842816
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

On Reliable Modular Testing With Vulnerable Test Access Mechanisms

2008English

A Test Architecture Design for SoCs Using ATAM Method

International Journal of Electrical and Computer Engineering
Electronic EngineeringElectricalComputer Science
2020English

Reconfigured Test Architecture Optimization for TSV-based Three-Dimensional SoCs

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2014English

Hierarchical Production Planning

2003English

HMEAE: Hierarchical Modular Event Argument Extraction

2019English

Hierarchical Path Planning for Walking (Almost) Anywhere

ISPRS - International Archives of the Photogrammetry, Remote Sensing and Spatial Information Sciences
2018English

A Hierarchical Neuronal Network for Planning Behavior

Proceedings of the National Academy of Sciences of the United States of America
Multidisciplinary
1997English

Time-Division Multiplexing for Testing SoCs With DVS and Multiple Voltage Islands

2012English

Test of Modular Invariance for Finite XXZ Chains

Journal of Physics A: Mathematical and General
1993English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy