Design of Low Power 8-Bit Shift Register Using PFF

International Journal of Emerging Engineering Research and Technology
doi 10.22259/ijeert.0501005
Full Text
Abstract

Available in full text

Date
Authors

Unknown

Publisher

Sryahwa Publications

Related search

Design of a DNA-based Shift Register

BMC Bioinformatics
BiochemistryApplied MathematicsComputer Science ApplicationsStructural BiologyMolecular Biology
2010English

Design of Pseudo Random Number Generator Using Linear Feedback Shift Register

International Journal of Engineering and Advanced Technology
EngineeringComputer Science ApplicationsEnvironmental Engineering
2019English

Design of Low Power SRAM Using Hierarchical Divided Bit-Line Approach in 180-Nm Technology

International Journal of Engineering Research and
2016English

Design of Low Power High Performance 32 Bit Alu Using Different Adders in 45nm Technology

International Journal of Advance Engineering and Research Development
2017English

Low-Power Charge-Sharing ROM Using Dummy Bit Lines

Electronics Letters
Electronic EngineeringElectrical
2003English

Design and Implementation of Low Power High-Speed 16-Bit Arithmetic Units Using Different Multipliers in Cadence Virtuoso Using 45nm Technology

International Journal of Advance Engineering and Research Development
2017English

Low-Complexity Shift Register Based on Decoder Enabled Pulsed Latches

The International Journal of Engineering and Science
2017English

Effect of Fuel and Design Options on RTG Performance Versus PFF Power Demand

1994English

Algebraic Shift Register Sequences

Choice Reviews Online
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy