The Development of an Innovative Adder Design Evaluated Using Programmable Logic.

doi 10.18297/etd/554
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

University of Louisville

Related search

Design of an Adaptable Ladder Editor for Programmable Logic Controller

Journal of Al-Nahrain University Science
2007English

Design and Optizimation of Fast Adder Circuits Using Mixed CMOS Logic Styles

English

Enhanced Self Checking Carry Select Adder Using Dynamic Logic Based Full Adder

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2020English

Design and Implemention of a Building Management System Using Programmable Logic Control

International Journal of Engineering Applied Sciences and Technology
2019English

Low Power-Area Design of Full Adder Using Self Resetting Logic With GDI Technique

SSRN Electronic Journal
2016English

Design of an Area Efficient Adder Using Minority Gates in QCA

International Journal of Innovative Research in Computer and Communication Engineering
2015English

Programmable Logic Controllers

2012English

Programmable Neural Logic

English

Design of Adder Using Quantum Cellular Automata

International Journal of Wireless and Microwave Technologies
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy