Sequential Logic Optimization for Low Power Using Input-Disabling Precomputation Architectures

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - United States
doi 10.1109/43.700725
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Power Estimation Methods for Sequential Logic Circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
1995English

Dynamic Power Reduction of FPGA-based Reconfigurable Computers Using Precomputation

ACM SIGARCH Computer Architecture News
2010English

Parallel Precomputation With Input Value Prediction for Model Predictive Control Systems

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2018English

A Study of Optimization Techniques for 3D Networks-On-Chip Architectures for Low Power and High Performance Applications

International Journal of Computer Applications
2015English

Polynomial Arithmetic Using Sequential Stochastic Logic

2016English

Adiabatic Logic Circuits for Low Power VLSI Applications

International Journal of Science and Research (IJSR)
2016English

Low Power Mix Logic Design Using Line Decoder: A Review

International Journal of Trend in Scientific Research and Development
2018English

Cascadable Adiabatic Logic Circuits for Low-Power Applications

IET Circuits, Devices and Systems
ControlSystems EngineeringElectricalElectronic Engineering
2008English

A Novel Sequential Circuit Optimization With Clock Gating Logic

2008English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy