Sequential Logic Optimization for Low Power Using Input-Disabling Precomputation Architectures

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - United States
doi 10.1109/43.700725
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)


Related search