Amanote Research
Register
Sign In
Reducing Cache Power With Low-Cost, Multi-Bit Error-Correcting Codes
doi 10.1145/1815961.1815973
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2010
Authors
Chris Wilkerson
Alaa R. Alameldeen
Zeshan Chishti
Wei Wu
Dinesh Somasekhar
Shih-lien Lu
Publisher
ACM Press
Related search
Reducing Cache Power With Low-Cost, Multi-Bit Error-Correcting Codes
ACM SIGARCH Computer Architecture News
Energy-Efficient Cache Design Using Variable-Strength Error-Correcting Codes
ACM SIGARCH Computer Architecture News
Error Correcting Codes With Mathematica
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Linear Error Correcting Codes With Anytime Reliability
Error-Correcting Codes and Minkowski’s Conjecture
Tatra Mountains Mathematical Publications
Mathematics
Statistical Mechanics of Error-Correcting Codes
Europhysics Letters
Astronomy
Physics
List Decoding of Error-Correcting Codes
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
A Dynamic Scratchpad Memory Collaborated With Cache Memory for Transferring Data for Multi-Bit Error Correction
International Journal of Trend in Scientific Research and Development
Finite-Connectivity Systems as Error-Correcting Codes
Physical Review E
