Architecture-Adaptive Routability-Driven Placement for FPGAs

doi 10.1109/fpl.2005.1515759