Design and Implementation of High Speed 16x16 CMOS Vedic Multiplier

International Journal of Electrical, Electronics and Computers
doi 10.22161/eec.3.3.2
Full Text
Abstract

Available in full text

Date
Authors
Publisher

AI Publications

Related search

Implementation of 24 Bit High Speed Floating Point Vedic Multiplier

International Journal of Advance Engineering and Research Development
2017English

Design of an Optimized High Speed Multiplier Using Vedic Mathematics

Contemporary Engineering Sciences
Materials ScienceMutagenesisComputer NetworksFluid FlowCommunicationsEngineeringHealthTransfer ProcessesToxicologySocial Sciences
2014English

Design of an Efficient Binary Vedic Multiplier for High Speed Applications Using Vedic Mathematics With Bit Reduction Technique

Circuits and Systems
2016English

High Speed 32-Bit Vedic Multiplier for DSP Applications

International Journal of Computer Applications
2016English

Implementation of Power Efficient Vedic Multiplier

International Journal of Computer Applications
2012English

Implementation of Vedic Multiplier and Floating Point Matrix Multiplier in Image Compression Applications

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2020English

Design of Vedic Multiplier Using SQRT Carry Select Adder (CSLA)

International Journal of MC Square Scientific Research
2017English

A High Speed Modulo (2n − 2p + 1) Multiplier Design

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2015English

FPGA Implementation of a High Speed Multiplier Employing Carry Lookahead Adders in Reduction Phase

International Journal of Computer Applications
2015English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy