Layout Guidelines for 3D Architectures Including Optical Ring Network-On-Chip (ORNoC)

doi 10.1109/vlsisoc.2011.6081645
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Layout Optimization Methodology for Ring-Based On-Chip Optical Network

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2019English

Application Mapping Algorithms for Mesh-Based Network-On-Chip Architectures

Journal of Supercomputing
HardwareInformation SystemsTheoretical Computer ScienceArchitectureSoftware
2014English

An Extended Diagonal Mesh Topology for Network-On-Chip Architectures

International Journal of Multimedia and Ubiquitous Engineering
Computer Science
2015English

Adaptive Virtual Channel Partitioning for Network-On-Chip in Heterogeneous Architectures

ACM Transactions on Design Automation of Electronic Systems
Computer Science ApplicationsElectronic EngineeringComputer GraphicsElectricalComputer-Aided Design
2013English

Thermal/Performance Trade-Off in Network-On-Chip Architectures

2012English

A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures

2007English

Energy Efficient Network-On-Chip Architectures for Many-Core Near-Threshold Computing System

Journal of Low Power Electronics
Electronic EngineeringElectrical
2019English

RCBus: Row-Column Bus Topology for Optical Network-On-Chip

Elektronika ir Elektrotechnika
Electronic EngineeringElectrical
2012English

A Technique for Low Energy Mapping and Routing in Network-On-Chip Architectures

2005English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy