Amanote Research

Amanote Research

    RegisterSign In

Design of NoC Router Architecture Using VHDL

International Journal of Computer Applications
doi 10.5120/20139-2238
Full Text
Open PDF
Abstract

Available in full text

Date

April 22, 2015

Authors
Minakshi M.WanjariPankaj AgrawalR. V. Kshirsagar
Publisher

Foundation of Computer Science


Related search

Segmented Buffer for NOC Router

International Journal of Modeling and Optimization
2015English

Design of Conventional and Modified Router Design for NOC and Its FPGA Implementation

Communications on Applied Electronics
2018English

A DRAM Centric NoC Architecture and Topology Design Approach

2011English

Clock Gated Round Robin Arbiter for Noc Router

MATTER: International Journal of Science and Technology
2017English

VHDL Design Automation Using Evolutionary Computation

2009English

Digital Design and Simulation of CVSD Codec Algorithm Using VHDL

International Journal of Research in Engineering and Technology
2017English

Development of Design Structure Matrix of Product Architecture Case Study: Multi Purpose CNC Router

Advanced Materials Research
2015English

Design and Implementation of Floating Point FFT Processor Using VHDL

IOSR Journal of VLSI and Signal Processing
2013English

A Scalable Flexible SOM NoC-Based Hardware Architecture

Advances in Intelligent Systems and Computing
ControlSystems EngineeringComputer Science
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy