Amanote Research
Register
Sign In
Coding Approach for Low-Power 3D Interconnects
doi 10.1109/dac.2018.8465767
Full Text
Open PDF
Abstract
Available in
full text
Date
June 1, 2018
Authors
Lennart Bamberg
Robert Schmidt
Alberto Garcia-Ortiz
Publisher
IEEE
Related search
Low-Power Clock Tree Synthesis for 3d-ICs
ACM Transactions on Design Automation of Electronic Systems
Computer Science Applications
Electronic Engineering
Computer Graphics
Electrical
Computer-Aided Design
Low-Power Architectures for Compressed Domain Video Coding Co-Processor
IEEE Transactions on Multimedia
Electronic Engineering
Media Technology
Computer Science Applications
Electrical
Signal Processing
Low Power Repeaters Driving RLC Interconnects With Delay and Bandwidth Constraints
Low Complexity Equivalent Circuit Models for VLSI Interconnects
Low-Power Motion Estimation Processor With 3D Stacked Memory
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Electronic Engineering
Computer Graphics
Signal Processing
Applied Mathematics
Electrical
Computer-Aided Design
Multiple Description Video Coding for Stereoscopic 3D
IEEE Transactions on Consumer Electronics
Electronic Engineering
Media Technology
Electrical
Crosstalk-Noise-Aware Bus Coding With Low-Power Ground-Gated Repeaters
International Journal of Circuit Theory and Applications
Electronic Engineering
Optical
Applied Mathematics
Computer Science Applications
Electrical
Magnetic Materials
Electronic
A New Approach to Low Power Photomicrography.
Journal of Clinical Pathology
Medicine
Forensic Medicine
Pathology
SWIFT: A Low-Power Network-On-Chip Implementing the Token Flow Control Router Architecture With Swing-Reduced Interconnects
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
