An Ultra-Compact Virtual Source FET Model for Deeply-Scaled Devices: Parameter Extraction and Validation for Standard Cell Libraries and Digital Circuits

doi 10.1109/aspdac.2013.6509649
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE