Dynamic Reconfiguration of 3D Photonic Networks-On-Chip for Maximizing Performance and Improving Fault Tolerance

doi 10.1109/micro.2012.34
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Joint Consideration of Fault-Tolerance, Energy-Efficiency and Performance in On-Chip Networks

2007English

Photonic Networks-On-Chip for Future Generations of Chip Multiprocessors

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
2008English

Fault-Tolerance and Performance Analysis of Beta-Networks

Parallel Computing
Computer GraphicsComputer NetworksHardwareCommunicationsComputer-Aided DesignArchitectureTheoretical Computer ScienceArtificial IntelligenceSoftware
1986English

ATAC: Improving Performance and Programmability With On-Chip Optical Networks

2010English

Microprocessor Fault-Tolerance via On-The-Fly Partial Reconfiguration

2010English

Relation Between Fault Tolerance and Reconfiguration in Cellular Systems

English

Multicast Data Replication Approach for Improving Fault Tolerance in Mobile Ad Hoc Networks

Ciência e Natura
2015English

Performance Evaluation of Photonic Networks Under Dynamic Traffic Conditions

IFIP Advances in Information and Communication Technology
Computer NetworksInformation SystemsManagementCommunications
1999English

Low Cost Fault-Tolerant Routing Algorithm for Networks-On-Chip

Microprocessors and Microsystems
Computer NetworksHardwareCommunicationsArchitectureArtificial IntelligenceSoftware
2015English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy