CrossNets: High-Performance Neuromorphic Architectures for CMOL Circuits

Annals of the New York Academy of Sciences - United States
doi 10.1196/annals.1292.010
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Wiley

Related search

Exploring SOI Device Structures and Interconnect Architectures for Low-Power High-Performance Circuits

IEE Proceedings - Computers and Digital Techniques
2002English

Architectures for High Dynamic Range, High Speed Image Sensor Readout Circuits

English

Disk System Architectures for High Performance Computing

2009English

Utilization of FPGA Architectures for High Performance Computations

Computational Methods in Science and Technology
2010English

Hyperstructures as Computer Architectures for High Performance Multiprocessor Systems.

English

Reconfigurable Spike Routing Architectures for On-Chip Local Learning in Neuromorphic Systems

Advanced Materials Technologies
Mechanics of MaterialsMaterials ScienceIndustrialManufacturing Engineering
2018English

Inherently Lower-Power High-Performance Superscalar Architectures

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
2001English

A Java Based High Performance Solver for Hierarchical Parallel Computer Architectures

2005English

Performance Analysis of High Speed Domino CMOS Logic Circuits

International Journal of Computer Applications
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy