Signature Analysis and Test Scheduling for Self-Testable Circuits

doi 10.1109/ftcs.1991.146640
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

IEEE Comput. Soc. Press

Related search

Optimization of Test Scheduling and Test Access for ITC-02 SOC Benchmark Circuits

Journal of Computer Science
Computer NetworksSoftwareArtificial IntelligenceCommunications
2009English

RP-SYN: Synthesis of Random Pattern Testable Circuits With Test Point Insertion

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
1999English

Built-In Self-Test and Self-Calibration for Analog and Mixed Signal Circuits

2019English

Synthesis of Robust Delay-Fault-Testable Circuits: Theory

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
1992English

A Minimal Universal Test Set for Self-Test of EXOR-Sum-of-Products Circuits

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
2000English

Fourier Analysis-Based Automatic Test Pattern Generation for Combinational Circuits

2015English

AUV Self Noise Control and Acoustic Signature Experimental Analysis

2001English

Combined Self-Test of Analog Portion and ADCs in Integrated Mixed-Signal Circuits

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2008English

New Built-In Self-Test Boundary Scan Architectures for Digital Integrated Circuits in Industrial Applications

International Journal of Computer Applications
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy