Integrated Circuit Conception: A Wire Optimization Technic Reducing Interconnection Delay in Advanced Technology Nodes

Electronics (Switzerland) - Switzerland
doi 10.3390/electronics6040078
Full Text
Abstract

Available in full text

Date
Authors
Publisher

MDPI AG

Related search

Wire-Demotion for Static Timing Optimization in Advanced Technology Nodes

Journal of Engineering and Applied Sciences
Engineering
2019English

A New Wire Optimization Approach for Power Reduction in Advanced Technology Nodes

Advances in Science, Technology and Engineering Systems
EngineeringAstronomyPhysicsManagement of TechnologyInnovation
2019English

Interconnection Technology

1976English

Physics and Modeling of Radiation Effects in Advanced CMOS Technology Nodes

2004English

Development of Thin Film Diamond Based Integrated Circuit Technology.

1994English

Micro-Interconnection Technology. Electronic Interconnection With Conductive Adhesives.

The Journal of Japan Institute for Interconnecting and Packaging Electronic Circuits
1995English

Integrated Optimization Capabilities in the VISTA Technology CAD Framework

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
1998English

A 3-Wire SPI Protocol Chip Design With Application-Specific Integrated Circuit (ASIC) and FPGA Verification

2017English

Wire Sizing With Scattering Effect for Nanoscale Interconnection

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy