Implementation of an Asynchronous Cellular Logic Network as a Co-Processor for a General-Purpose Massively Parallel Array

doi 10.1109/ecctd.2007.4529542
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Optical Flow on the Ambric Massively Parallel Processor Array (MPPA)

2009English

A Compact FPGA Implementation of a Bit-Serial SIMD Cellular Processor Array

2012English

A Scheduling Framework for General-Purpose Parallel Languages

ACM SIGPLAN Notices
Computer Science
2008English

A General Purpose Analysis System Based on a Programmable Fluid Processor

2004English

Implementing TD-LTE as Software Defined Radio in General Purpose Processor

2014English

Chemical Reaction Network Designs for Asynchronous Logic Circuits

Natural Computing
Computer Science Applications
2017English

Hardware Realization of a General Purpose FFT Processor in a Distributed Processing Configuration

Defence Science Journal
Electronic EngineeringMechanical EngineeringPhysicsComputer Science ApplicationsElectricalChemical EngineeringAstronomyBiomedical Engineering
1982English

Valence : A Massively Parallel Implementation of the Variational Subspace Valence Bond Method

Journal of Computational Chemistry
Computational MathematicsChemistry
2019English

An MPI-CUDA Implementation for Massively Parallel Incompressible Flow Computations on Multi-Gpu Clusters

2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy