Implementation of an Asynchronous Cellular Logic Network as a Co-Processor for a General-Purpose Massively Parallel Array
doi 10.1109/ecctd.2007.4529542
Full Text
Open PDFAbstract
Available in full text
Date
August 1, 2007
Authors
Publisher
IEEE
Available in full text
August 1, 2007
IEEE