Hardware Supported Task Scheduling on Dynamically Reconfigurable SoC Architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/tvlsi.2008.2000974
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Task Scheduling With Configuration Prefetching and Anti-Fragmentation Techniques on Dynamically Reconfigurable Systems

2008English

Software-Controlled Dynamically Swappable Hardware Design in Partially Reconfigurable Systems

Eurasip Journal on Embedded Systems
ControlSystems EngineeringComputer Science
2008English

Hardware JIT Compilation for Off-The-Shelf Dynamically Reconfigurable FPGAs

English

Scheduling Temporal Partitions in a Multiprocessing Paradigm for Reconfigurable Architectures

2009English

Aspects of Dynamically Reconfigurable Logic

1999English

Evaluating Memory Architectures for Media Applications on Coarse-Grained Reconfigurable Architectures

International Journal of Embedded Systems
HardwareArchitectureSoftware
2008English

SoC Hardware Supporting Artificial Intelligence

ELECTRONICS: Science, Technology, Business
2018English

Dynamically Reconfigurable Distributed Database Systems.

1988English

Hardware-Software Co-Synthesis of Low Power Real-Time Distributed Embedded Systems With Dynamically Reconfigurable FPGAs

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy