Implementation of Iterative Decoding Algorithms on Digital VLSI Platforms
doi 10.22215/etd/2002-05221
Full Text
Open PDFAbstract
Available in full text
Date
Unknown
Authors
Publisher
Carleton University
Available in full text
Unknown
Carleton University