Amanote Research

Amanote Research

    RegisterSign In

Implementation of Iterative Decoding Algorithms on Digital VLSI Platforms

doi 10.22215/etd/2002-05221
Full Text
Open PDF
Abstract

Available in full text

Date

Unknown

Authors
Farhad Zarkeshvari
Publisher

Carleton University


Related search

Iterative Decoding in Analog VLSI

English

Performance Analysis of Iterative Decoding Algorithms With Memory

English

On Implementation Choices for Iterative Improvement Partitioning Algorithms

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
1997English

Reduced Complexity Iterative Decoding of 3d-Product Block Codes Based on Genetic Algorithms

Journal of Electrical and Computer Engineering
Electronic EngineeringSignal ProcessingElectricalComputer Science
2012English

Digital VLSI Implementation of Piecewise-Affine Controllers Based on Lattice Approach

IEEE Transactions on Control Systems Technology
ControlSystems EngineeringElectricalElectronic Engineering
2015English

Multi GPU Implementation of Iterative Tomographic Reconstruction Algorithms

2009English

A Very Fast Implementation of 2D Iterative Reconstruction Algorithms

English

Implementation of Elliptic Curve Digital Signature Algorithms

Journal of Software Engineering
Software
2007English

Fault Tolerant Implementation of Peer-To-Peer Distributed Iterative Algorithms

2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy