A Study of Tapered 3-D TSVs for Power and Thermal Integrity

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/tvlsi.2012.2187081
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Temperature Properties of the Parasitic Resistance of Through-Silicon Vias (TSVs) in High-Frequency 3-D ICs

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2014English

Simultaneous Power and Thermal Integrity Driven via Stapling in 3D ICs

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science ApplicationsComputer GraphicsComputer-Aided DesignSoftware
2006English

Analysis and Design of Ultra-Wideband 3-Way Bagley Power Divider Using Tapered Lines Transformers

International Journal of Microwave Science and Technology
Electronic EngineeringRadiationElectricalCondensed Matter Physics
2012English

Voltage Propagation Method for 3-D Power Grid Analysis

2012English

3-D Real Dam Reservoir Model for Seasonal Thermal Density Flow

Environmental Engineering and Management Journal
ManagementMonitoringPolicyLawEnvironmental EngineeringPollution
2017English

Intelligent System for Efficiency Enhancing Program of Thermal Power Plant: A Case Study

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering
2014English

Physical Design Tradeoffs in Power Distribution Networks for 3-D ICs

2010English

3-D Thermal Field Analysis of 10kV High Voltage Switchgear

DEStech Transactions on Computer Science and Engineering
2018English

Thermal Isomerizations of 2-D-1-(E)-Propenylcyclobutanes to 4-D-3-Methylcyclohexenes

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy