(PDF) Timing Macromodels for CMOS Static Set/Reset Latches

Timing Macromodels for CMOS Static Set/Reset Latches and Their Applications

IEE Proceedings E Computers and Digital Techniques

doi 10.1049/ip-e.1988.0018

Full Text

Abstract

Available in full text

Date

January 1, 1988

Authors

Publisher

Institution of Engineering and Technology (IET)

Related search

Timing Generator for 120fps CMOS Image Sensors on 0.13 Μm CMOS Technology

English

Timing and Probability of Crosstalk in a Dense CMOS SPAD Array in Pulsed TOF Applications

Molecular Physics,

English

CMOS Microcamera for Space Applications (3DCM681)

English

A Simplicity-Guided Approach Toward Molecular Set–reset Memories

New Journal of Chemistry

Materials Chemistry

English

Static Timing Analysis for Hard Real-Time Systems

Lecture Notes in Computer Science

Computer Science

Theoretical Computer Science

English

CMOS Enabled Microfluidic Systems for Healthcare Based Applications

Advanced Materials

Mechanics of Materials

Materials Science

Mechanical Engineering

English

Capturing Crosstalk-Induced Waveform for Accurate Static Timing Analysis

English

Wire-Demotion for Static Timing Optimization in Advanced Technology Nodes

Journal of Engineering and Applied Sciences

English

A Timing Macro Model for Performance Optimization of CMOS Logic Circuits.

English