Reducing Cache Power With Low-Cost, Multi-Bit Error-Correcting Codes

ACM SIGARCH Computer Architecture News
doi 10.1145/1816038.1815973
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Association for Computing Machinery (ACM)

Related search

Reducing Cache Power With Low-Cost, Multi-Bit Error-Correcting Codes

2010English

Energy-Efficient Cache Design Using Variable-Strength Error-Correcting Codes

ACM SIGARCH Computer Architecture News
2011English

Error Correcting Codes With Mathematica

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2003English

Linear Error Correcting Codes With Anytime Reliability

2011English

Error-Correcting Codes and Minkowski’s Conjecture

Tatra Mountains Mathematical Publications
Mathematics
2010English

Statistical Mechanics of Error-Correcting Codes

Europhysics Letters
AstronomyPhysics
1999English

List Decoding of Error-Correcting Codes

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2005English

A Dynamic Scratchpad Memory Collaborated With Cache Memory for Transferring Data for Multi-Bit Error Correction

International Journal of Trend in Scientific Research and Development
2018English

Finite-Connectivity Systems as Error-Correcting Codes

Physical Review E
1999English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy