Hardware Implementation of an Additive Bit-Serial Algorithm for the Discrete Logarithm Modulo 2^k

doi 10.1109/isvlsi.2005.35
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

IEEE