Amanote Research
Register
Sign In
A Study of Stacking Limit and Scaling in 3D ICs: An Interconnect Perspective
doi 10.1109/ectc.2009.5074166
Full Text
Open PDF
Abstract
Available in
full text
Date
May 1, 2009
Authors
Michael B. Healy
Sung Kyu Lim
Publisher
IEEE
