Amanote Research
Register
Sign In
A Study of Stacking Limit and Scaling in 3D ICs: An Interconnect Perspective
doi 10.1109/ectc.2009.5074166
Full Text
Open PDF
Abstract
Available in
full text
Date
May 1, 2009
Authors
Michael B. Healy
Sung Kyu Lim
Publisher
IEEE
Related search
Multi-Functional Interconnect Co-Optimization for Fast and Reliable 3D Stacked ICs
Large-Data Center Interconnect: Emerging Technologies and Scaling Challenges
A Novel Efficient TSV Built-In Test for Stacked 3D ICs
Turkish Journal of Electrical Engineering and Computer Sciences
Electronic Engineering
Electrical
Computer Science
Scaling Limit for a Drainage Network Model
Journal of Applied Probability
Mathematics
Statistics
Uncertainty
Probability
Binding and Structure of Tetramers in the Scaling Limit
Physical Review A
Scaling Limit of a Discrete Prion Dynamics Model
Communications in Mathematical Sciences
Mathematics
Applied Mathematics
A SCALING LIMIT FOR T-Schur MEASURES
Kyushu Journal of Mathematics
Mathematics
3-D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-On-Chip Integration
Proceedings of the IEEE
Electronic Engineering
Electrical
Computer Science
Spin-Component Scaling Methods for Weak and Stacking Interactions
