The Influence of Gate Poly-Silicon Oxidation on Negative Bias Temperature Instability in 3D FinFET

doi 10.1109/relphy.2007.369567
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE