An Architecture for Exploiting Multi-Core Processors to Parallelize Network Intrusion Prevention

doi 10.1109/sarnof.2007.4567341
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Multi Microkernel Operating Systems for Multi-Core Processors

Journal of Computer Science
Computer NetworksSoftwareArtificial IntelligenceCommunications
2009English

Reconfigurable Hardware Architecture for Network Intrusion Detection System

American Journal of Applied Sciences
Multidisciplinary
2012English

Big Prime Field FFT on Multi-Core Processors

2019English

Phase-Driven Learning-Based Dynamic Reliability Management for Multi-Core Processors

2017English

Performance Optimization of Multi-Core Processors Using Core Hopping - Thermal and Structural

2012English

Asymmetrical Load-Balancing for Incremental Fast Fourier Transform on Multi-Core Processors

English

Dynamic Scheduling of Stream Programs on Embedded Multi-Core Processors

2012English

Efficient Strict-Binning Particle-In-Cell Algorithm for Multi-Core SIMD Processors

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2018English

Exploiting Loop-Dependent Stream Reuse for Stream Processors

2008English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy