Designing Faster CMOS Sub-Threshold Circuits Utilizing Channel Length Manipulation

doi 10.22215/etd/2012-10748
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

Carleton University

Related search

Designing Faster CMOS Subthreshold Circuits Using Transistor Sizing and Paralled Transistor Stacks

English

Threshold-Logic Devices Consisting of Subthreshold CMOS Circuits

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Electronic EngineeringComputer GraphicsSignal ProcessingApplied MathematicsElectricalComputer-Aided Design
2009English

Current and Delay Estimation in Deep Sub-Micrometer CMOS Logic Circuits

English

Techniques for Sub-Threshold Leakage Reduction in Low Power CMOS Circuit Designs

International Journal of Computer Applications
2014English

Designing Customized Cell Signalling Circuits

Nature Reviews Molecular Cell Biology
Cell BiologyMolecular Biology
2010English

IDDQDetectable Bridges in Combinational CMOS Circuits

VLSI Design
Electronic EngineeringComputer GraphicsHardwareElectricalArchitectureComputer-Aided Design
1997English

Multi-Threshold Asynchronous Pipeline Circuits

English

Charge Recycling in Power-Gated CMOS Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2008English

Threshold Circuits of Small Majority-Depth

Information and Computation
Theoretical Computer ScienceComputational TheoryComputer Science ApplicationsInformation SystemsMathematics
1998English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy