Capacitance Scaling Based Energy Efficient Vedic Divider Using Paravartya Yojayet on 28nm FGPA

Gyancity Journal of Engineering and Technology
doi 10.21058/gjet.2016.2103
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Gyancity Research Consultancy

Related search

Temperature Sensing Based Energy Efficient Vedic Multiplier Design Using Either Proportionality or Similarity

Gyancity Journal of Engineering and Technology
2015English

Power Analysis of Energy Efficient DES Algorithm and Implementation on 28nm FPGA

2016English

Capacitance Scaling Based Thermal Aware Design of Waveform Generator on Virtex-6

Gyancity Journal of Engineering and Technology
2018English

Implementation of Power Efficient Vedic Multiplier

International Journal of Computer Applications
2012English

Design of an Efficient Binary Vedic Multiplier for High Speed Applications Using Vedic Mathematics With Bit Reduction Technique

Circuits and Systems
2016English

WSN Clustering Based on EECI (Energy Efficient Clustering Using Interconnection) Method

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2019English

Frequency Scaling Based Power Efficient Current Source Design on FPGA

International Journal of Engineering and Advanced Technology
EngineeringComputer Science ApplicationsEnvironmental Engineering
2019English

Efficient Capacitance Computation for Three-Dimensional Structures Based on Adaptive Integral Method

Progress In Electromagnetics Research
2001English

Energy Efficient Network Selection Using 802.16g Based GSM Technology

Journal of Computer Science
Computer NetworksSoftwareArtificial IntelligenceCommunications
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy