A Neural Network Design for Circuit Partitioning

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - United States
doi 10.1109/43.62771
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Optimising Neural Network Architectures for Compensator Design

IFAC Proceedings Volumes
2005English

Using Deep Learning Neural Network for Block Partitioning in H.265/Hevc

2018English

CMOS Circuit Design for Classification of ST and VT Arrhythmia Based on Morphological Analysis Using Neural Network Classifier

International Journal of Engineering and Advanced Technology
EngineeringComputer Science ApplicationsEnvironmental Engineering
2020English

Design of a Neural-Network Control System

1988English

A Circuit Representation Technique for Automated Circuit Design

IEEE Transactions on Evolutionary Computation
Theoretical Computer ScienceComputational TheorySoftwareMathematics
1999English

A Neural Circuit for Gut-Induced Reward

Cell
BiochemistryGeneticsMolecular Biology
2018English

Recurrent Neural Network Model for Constructive Peptide Design

English

GRCA: A Hybrid Genetic Algorithm for Circuit Ratio-Cut Partitioning

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
1998English

Circuit Partitioning Based Fingerprinting Method for IP Protection

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy