Design of Area Efficient R2MDC FFT Using Optimized Complex Multiplier

International Journal of MC Square Scientific Research
doi 10.20894/ijmsr.117.009.002.010
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Integrated Intelligent Research (IIR)

Related search

Design of an Optimized High Speed Multiplier Using Vedic Mathematics

Contemporary Engineering Sciences
Materials ScienceMutagenesisComputer NetworksFluid FlowCommunicationsEngineeringHealthTransfer ProcessesToxicologySocial Sciences
2014English

An Area Efficient and High Speed Reversible Multiplier Using NS Gate

International Journal of Engineering Research and Applications
2017English

Area-Delay Efficient Flipping 2-D DWT Structure Using PEB Booth Multiplier

International Journal of Computer Applications
2016English

Energy-Efficient Approximate Multiplier Design Using Bit Significance-Driven Logic Compression

2017English

Area-Efficient FFT Processor for MIMO-OFDM Based SDR Systems

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2013English

Temperature Sensing Based Energy Efficient Vedic Multiplier Design Using Either Proportionality or Similarity

Gyancity Journal of Engineering and Technology
2015English

Efficient Serial Multiplier Design Using Ripple Counters,Kogge-Stone Adder and Full Adder

International Journal of Computer Applications
2013English

FPGA Implementation of Area Efficient CMOS Multiplier Using Fast Kogge Stone Look Ahead Logarithmic Adder

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

High Speed Area Efficient FFT Using Modified SQRT CSLA and 5:3 & 9:4 Compressor

IJIREEICE
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy