Amanote Research
Register
Sign In
Novel Dynamic Reconfigurable FPGA Based on Multi-Context Scheme Using One-Time Memory With Gate-Induced Permanent Path
doi 10.7567/ssdm.2013.ps-5-10
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2013
Authors
M. Oda
K. Zaitsu
S. Yasuda
Publisher
The Japan Society of Applied Physics
Related search
Standard CMOS Based One-Time Programmable Switches With Gate-Induced Permanent Source-Drain Path
Dynamic Power Reduction of FPGA-based Reconfigurable Computers Using Precomputation
ACM SIGARCH Computer Architecture News
Dynamic Path Planning for Reconfigurable Rovers Using a Multi-Layered Grid
Engineering Applications of Artificial Intelligence
Control
Systems Engineering
Electrical
Artificial Intelligence
Electronic Engineering
Efficient Dynamic Reconfiguration for Multi-Context Embedded FPGA
FPGA Implementation of Encryption and Decryption of a Message Using Optimized Reconfigurable Reversible Gate
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
A Novel Time Synchronization Method for Dynamic Reconfigurable Bus
VLSI Design
Electronic Engineering
Computer Graphics
Hardware
Electrical
Architecture
Computer-Aided Design
Circuit Design of Reconfigurable Dynamic Logic Based on Double Gate CNTFETs Focusing on Number of States of Back Gate Voltages
Contemporary Engineering Sciences
Materials Science
Mutagenesis
Computer Networks
Fluid Flow
Communications
Engineering
Health
Transfer Processes
Toxicology
Social Sciences
FPGA Based Reconfigurable Body Area Network Using Nios II and uClinux
Double-Gate MOSFET Based Reconfigurable Cells
Electronics Letters
Electronic Engineering
Electrical
