High Voltage (^|^gt;1100V) SOI LDMOS With an Accumulated Charges Layer for Double Enhanced Dielectric Electric Field

IEICE Electronics Express- Japan

doi 10.1587/elex.10.20130057

Full Text

Abstract

Available in

Date

Authors

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

A New SiGe Stepped Gate (SSG) Thin Film SOI LDMOS for Enhanced Breakdown Voltage and Reduced Delay

2009English

Toward an Innovative Stochastic Modeling of Electric Charges Loss Through Dielectric

E3S Web of Conferences
EarthEnergyPlanetary SciencesEnvironmental Science
2016English

Dual-Gate Low-Voltage Transparent Electric-Double-Layer Thin-Film Transistors With a Top Gate for Threshold Voltage Modulation

RSC Advances
ChemistryChemical Engineering
2020English

Measuring Helical FCG Voltage With an Electric Field Antenna

2011English

Electric Double Layer: A Desolvated Solid–Solid Interface for a High‐Capacitance Electric Double Layer (Adv. Energy Mater. 12/2019)

Advanced Energy Materials
Materials Sciencethe EnvironmentSustainabilityRenewable Energy
2019English

High Voltage Implanted RESURF P-Ldmos Using BiCMOS Technology

IEEE Transactions on Electron Devices
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
1993Portuguese

Electric Double Layer Gate Field-Effect Transistors Based on Si

Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes
EngineeringAstronomyPhysics
2010English

Novel Substrate Trigger SCR-LDMOS Stacking Structure for High-Voltage ESD Protection Application

Chinese Physics B
AstronomyPhysics
2015Spanish

Electric Field Simulations of High Voltage DC Extruded Cable Systems

IEEE Electrical Insulation Magazine
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy