A 1.2 v 7-Bit 1 GS/s CMOS Flash ADC With Cascaded Voting and Offset Calibration

Journal of Semiconductor Technology and Science - South Korea
doi 10.5573/jsts.2008.8.4.318
Full Text
Abstract

Available in full text

Date
Authors
Publisher

The Institute of Electronics Engineers of Korea

Related search

A 5-Bit 5 Gs/S Flash ADC Using Multiplexer-Based Decoder

Turkish Journal of Electrical Engineering and Computer Sciences
Electronic EngineeringElectricalComputer Science
2013English

A 6 mW 325 MS/s 8 Bit SAR ADC With Background Offset Calibration

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2017English

A 3-Bit 10-MSps Low Power CMOS Flash ADC

Communications on Applied Electronics
2018English

A 6-Bit 2gs/S Low Power Flash ADC

International Journal of Engineering and Technology
2012English

Design of 8 Bit Interpolating Flash ADC Based on CMOS Technology

DEStech Transactions on Materials Science and Engineering
2017English

A 28-Nm CMOS 1 v 3.5 GS/s 6-Bit DAC With Signal-Independent Delta-I Noise DfT Scheme

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2015English

A 46 $\Mu \Text{W}$ 13 B 6.4 MS/s SAR ADC With Background Mismatch and Offset Calibration

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2017English

Low Noise CMOS Analog Front-End Circuit With an 8-Bit 1-Ms/S ADC for Silicon Sensors for Space Applications

IEEE Sensors Journal
Electronic EngineeringElectricalInstrumentation
2014English

A Single Amplifier-Based 12-Bit 100ms/S 1V 19mW 0.13µm CMOS ADC With Various Power and Area Minimized Circuit Techniques

IEICE Transactions on Electronics
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2011English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy