27.6 a 0.7pF-To-10nF Fully Digital Capacitance-To-Digital Converter Using Iterative Delay-Chain Discharge

doi 10.1109/isscc.2015.7063137
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

A High Resolution Capacitance Deviation-To-Digital Converter Utilizing Time Stretching

2009English

Analog to Digital Converter

2016English

Analog-To-Digital Converter

1991English

Reconfigurable Sensor Analog Front-End Using Low-Noise Chopper-Stabilized Delta-Sigma Capacitance-To-Digital Converter

Micromachines
ControlSystems EngineeringElectricalMechanical EngineeringElectronic Engineering
2018English

An Analog-To-Digital Converter

Transactions of the I.R.E. Professional Group on Electronic Computers
1953English

Compensation of Analog-To-Digital Converter Nonlinearities Using Dither

Periodica Polytechnica Electrical Engineering
2013English

A Novel Wavelet-Based Analog-To-Digital Converter

2017English

Design and Analysis of Analog to Digital Converter System Clock Source Using Direct Digital Synthesizer

2019English

A Digital Background Calibration Technique for Successive Approximation Register Analog-To-Digital Converter

Journal of Computer and Communications
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy