Timing Constraints for High-Speed Counterflow-Clocked Pipelining
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/92.766743
Full Text
Open PDFAbstract
Available in full text
Date
June 1, 1999
Authors
Publisher
Institute of Electrical and Electronics Engineers (IEEE)