Area Efficient Full Subtractor Based on Static 125nm CMOS Technology

International Journal of Trend in Scientific Research and Development
doi 10.31142/ijtsrd18860
Full Text
Abstract

Available in full text

Date
Authors
Publisher

South Asia Management Association

Related search

A Novel Design of SET-CMOS Half Subtractor and Full Subtractor

International Journal of Computer Applications
2015English

Minimizing Power Consumption in CMOS Full Subtractor Using SVL Technique

International Journal of Computer Applications
2015English

Design a Low Power Half-Subtractor Using .90µm CMOS Technology

IOSR journal of VLSI and Signal Processing
2013English

Area Efficient SR Flip-Flop Designed Using 90nm CMOS Technology

International Journal of Advanced Technology and Engineering Exploration
2018English

Optimized CMOS Design of Full Adder Using 45nm Technology

International Journal of Computer Applications
2016English

A Low-Voltage and Energy-Efficient Full Adder Cell Based on Carbon Nanotube Technology

Nano-Micro Letters
SurfacesElectronic EngineeringNanoscienceOpticalElectricalMagnetic MaterialsFilmsNanotechnologyElectronicCoatings
2010English

A High-Efficient Low-Voltage Rectifier for CMOS Technology

Metrology and Measurement Systems
2016English

Delay Analysis of Half Subtractor Using CMOS and Pass Transistor Logic

International Journal of Computer Applications
2016English

Hazards and Glitch Power Reduction of CMOS Full Adder in 90nm Technology

CVR Journal of Science & Technology
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy