Implementation of Decimal - Floating Point ALU Component on Reconfigurable Logic

International Journal of Computer Applications
doi 10.5120/ijca2016912084
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Foundation of Computer Science

Related search

Design and Implementation of a Floating Point ALU on a STRATIX-III FPGA

International Journal of Computer Applications
2012English

ASIC Implementation of 32 and 64 Bit Floating Point ALU Using Pipelining

International Journal of Computer Applications
2014English

Implementation and Design of 32 Bit Floating-Point ALU on a Hybrid FPGA-ARM Platform

2019English

A Memory-Efficient Canonical Data Structure for Decimal Floating Point Arithmetic Systems Modeling and Verification

Turkish Journal of Electrical Engineering and Computer Sciences
Electronic EngineeringElectricalComputer Science
2019English

Deciding Floating-Point Logic With Abstract Conflict Driven Clause Learning

Formal Methods in System Design
HardwareTheoretical Computer ScienceArchitectureSoftware
2013English

Implementation of 24 Bit High Speed Floating Point Vedic Multiplier

International Journal of Advance Engineering and Research Development
2017English

Design and Implementation of Floating Point FFT Processor Using VHDL

IOSR Journal of VLSI and Signal Processing
2013English

Aspects of Dynamically Reconfigurable Logic

1999English

A Low-Powercarry Cut-Backapproximate Adder With Fixed-Point Implementation and Floating-Point Precision

2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy