Design & Optimization of Gate-All-Around Tunnel FET for Low Power Applications

International Journal of Engineering and Technology(UAE) - United Arab Emirates
doi 10.14419/ijet.v7i4.12352
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Science Publishing Corporation

Related search

Design and Analysis of Gate All Around Tunnel FET Based Ring Oscillator Circuit

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

Fin-Fet Technology for Ultra Low Power Design

International Journal on Intelligent Electronic Systems
2013English

Analysis of Double Gate Tunneling FET Characteristics for Low Power Designs Suppression

2015English

Representation of Heterostructure Electrically Doped Nanoscale Tunnel FET With Gaussian-Doping Profile for High-Performance Low-Power Applications

International Nano Letters
MedicineBioengineeringBiomedical EngineeringPharmaceutical Science
2018English

Design of Low Power Novel Gate

International Journal of Advances in Signal and Image Sciences
2016English

Design and Optimization of a Low Power Pressure Sensor for Wireless Biomedical Applications

Journal of Sensors
ControlSystems EngineeringInstrumentationElectricalElectronic Engineering
2015English

Two Dimensional Modeling of III-V Heterojunction Gate All Around Tunnel Field Effect Transistor

Journal of Nano- and Electronic Physics
Materials ScienceRadiationCondensed Matter Physics
2017English

Design Optimization of NEMS Switches for Suspended-Gate Single-Electron Transistor Applications

IEEE Transactions on Nanotechnology
Electronic EngineeringNanotechnologyComputer Science ApplicationsElectricalNanoscience
2009English

A Novel Latch Design for Low Power Applications

International Journal of Computer Applications
2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy