A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures

doi 10.1145/1250662.1250680
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ACM Press

Related search

FPGA Implementation of Network-On-Chip Router Architecture for Multicore-SoC Communication Paradigm

International Journal of Advance Engineering and Research Development
2014English

Layout Guidelines for 3D Architectures Including Optical Ring Network-On-Chip (ORNoC)

2011English

A Low Latency Wormhole Router for Asynchronous On-Chip Networks

2010English

Design of a Switching Node (Router) for On-Chip Networks

2003English

Performance Evaluation of CDMA Router for Network-On-Chip

International Journal of VLSI Design & Communication Systems
2012English

A Study of Optimization Techniques for 3D Networks-On-Chip Architectures for Low Power and High Performance Applications

International Journal of Computer Applications
2015English

AOCR: Adaptive on Chip Router Algorithm for Multicore Domain Controller Platform

International Journal of Engineering and Technology(UAE)
ArchitectureHardwareEngineeringChemical EngineeringBiotechnologyEnvironmental EngineeringComputer Science
2018English

Design of Priority Based Reconfigurable Router in Network on Chip

Informacije MIDEM
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2020English

Reconfigurable On-Chip Communication Link for Efficient Communication

International Journal of Engineering and Technology(UAE)
ArchitectureHardwareEngineeringChemical EngineeringBiotechnologyEnvironmental EngineeringComputer Science
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy