Area-Time Optimal Adder Design

IEEE Transactions on Computers - United States
doi 10.1109/12.53579
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Design of an Area Efficient Adder Using Minority Gates in QCA

International Journal of Innovative Research in Computer and Communication Engineering
2015English

Design of a High Speed and Area Efficient Novel Adder for AES Applications

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

Low Power-Area Design of Full Adder Using Self Resetting Logic With GDI Technique

SSRN Electronic Journal
2016English

Optimal District Metered Area Design by Simulated Annealing

English

A Time Driven Adder Generator Architecture

1997English

Efficient Serial Multiplier Design Using Ripple Counters,Kogge-Stone Adder and Full Adder

International Journal of Computer Applications
2013English

Design of Adder Using Quantum Cellular Automata

International Journal of Wireless and Microwave Technologies
2019English

Design of FFT Architecture Using Kogge Stone Adder

International Journal of Advances in Signal and Image Sciences
2018English

Optimized CMOS Design of Full Adder Using 45nm Technology

International Journal of Computer Applications
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy