Performance and Area Optimization for Reliable FPGA-based Shifter Design

doi 10.33915/etd.1963
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

West Virginia University Libraries

Related search

Layout Driven FPGA Packing Algorithm for Performance Optimization

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2017English

Real-Time Monte Carlo Optimization on FPGA for the Efficient and Reliable Message Chain Structure

Electronics (Switzerland)
ControlElectronic EngineeringSignal ProcessingComputer NetworksSystems EngineeringHardwareCommunicationsElectricalArchitecture
2019English

Fpga Based Highly Reliable Fault Tolerant Approach for Network on Chip(noc)

International Journal of Research in Engineering and Technology
2014English

Design of Hybrid LUT/MUX FPGA Logic Architecture for Size Reduction and Performance Improvement in FPGA

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2019English

A PUF Design for Secure FPGA-based Embedded Systems

2010English

Design PD Functional Based FPGA Controller for FOD Systems

International Journal of Hybrid Information Technology
Computer Science
2017English

Implementation of FPGA Based MRPMA for High Performance Applications

International Journal of Engineering and Technology(UAE)
ArchitectureHardwareEngineeringChemical EngineeringBiotechnologyEnvironmental EngineeringComputer Science
2017English

Performance of Surrogate Models in Reliability-Based Design Optimization

2014English

Linear Electronic Phase Shifter Design

1979English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy