Amanote Research
Register
Sign In
FPGA-Based Research on the Hardware Design of CAVLC Encoder
doi 10.2991/icibet.2013.78
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2013
Authors
Jin Xu
Jianhua Mao
Publisher
Atlantis Press
Related search
Design of FPGA Hardware Based on Genetic Algorithm
Research on the Overall Design of Navigation Computer Hardware Module Based on DSP and FPGA
FPGA Overlays Hardware Based Computing for the Masses
Fpga Implementation of Linear LDPC Encoder
International Journal of Research in Engineering and Technology
Design of IRIG-B Code Encoder Based on SOPC
Hardware Implementation of AES Encryption and Decryption System Based on FPGA
Open Cybernetics and Systemics Journal
Control
Systems Engineering
Mathematics
Hardware Acceleration of Hamming Code: Design of Runtime Reconfigurable FPGA Prototype
International Journal of Computer Applications
Design of Low-Cost FPGA Hardware for Real-Time ICA-Based Blind Source Separation Algorithm
Eurasip Journal on Advances in Signal Processing
Hardware
Electronic Engineering
Signal Processing
Electrical
Architecture
An FPGA-based Hardware Accelerator for Iris Segmentation
