Amanote Research

Amanote Research

    RegisterSign In

Design of a Low-Voltage Op-Amp-Less ASDM to Linearise VCO-ADC

Electronics Letters - United Kingdom
doi 10.1049/el.2016.0235
Full Text
Open PDF
Abstract

Available in full text

Categories
Electronic EngineeringElectrical
Date

May 26, 2016

Authors
A. Babaie-FishaniP. Rombouts
Publisher

Institution of Engineering and Technology (IET)


Related search

A High-Speed CMOS Current Op Amp for Very Low Supply Voltage Operation

English

Open Loop Approach to Design Low Voltage, 400 mV, 1.3 mW, 10 GHz CMOS Class-B VCO

2012English

A Subthreshold Low-Voltage Low-Phase-Noise CMOS LC-VCO With Resistive Biasing

Circuits and Systems
2015English

Telescopic Op-Amp Optimization for MDAC Circuit Design

Electronics
Electronic EngineeringElectrical
2017English

Performance Analysis of Ultra Low Power McMl Based Vco Design

International Journal of Research in Engineering and Technology
2017English

Design of a Low Phase Noise VCO for Rubidium Atomic Frequency Standard

MATEC Web of Conferences
Materials ScienceEngineeringChemistry
2016English

A Monolithic Power Op Amp

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
1988English

A Design of Sine-Wave Oscillator Based on an Improved OP-amp Differentiator

2016English

Design of VCO-based ADCs

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy