Sub-Micron, Metal Gate, High-к Dielectric, Implant-Free, Enhancement-Mode III-V Mosfets

doi 10.1109/essderc.2007.4430979
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

180 Nm Metal Gate, High-K Dielectric, Implant-Free III–V MOSFETs With Transconductance of Over 425 [Micro Sign]S∕[micro Sign]m

Electronics Letters
Electronic EngineeringElectrical
2007English

Enhancement-Mode In0.53Ga0.47As N-Mosfet With Self-Aligned Gate-First Process and CVD HfAlO Gate Dielectric

2008English

Hall Mobility Measurements in Enhancement-Mode GaAs Field-Effect Transistors With Al2O3 Gate Dielectric

Applied Physics Letters
AstronomyPhysics
2010English

Low Power Current-Mode Threshold Logic Gate Using Nano-Technology Double-Gate MOSFETs

The International Conference on Electrical Engineering
2010English

Sub-40 Nm SOI V-Groove N-MOSFETs

IEEE Electron Device Letters
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2002English

Molybdenum Gate Electrode Technology for Deep Sub-Micron CMOS Generations

Materials Research Society Symposium - Proceedings
Mechanics of MaterialsMaterials ScienceCondensed Matter PhysicsMechanical Engineering
2001English

A High-Frequency Transconductance Method for Characterization of High- $\Kappa$ Border Traps in III-V MOSFETs

IEEE Transactions on Electron Devices
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2013English

Low-Frequency Noise in III-V Nanowire TFETs and MOSFETs

IEEE Electron Device Letters
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2017English

High Spectral Field Enhancement and Tunability in Core–double Shell Metal–dielectric–metal Spherical Nanoparticles

RSC Advances
ChemistryChemical Engineering
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy