Substrate Interconnect Technologies for 3-D MEMS Packaging

Microelectronic Engineering - Netherlands
doi 10.1016/j.mee.2005.04.004