Partition-Based Hardware Transactional Memory for Many-Core Processors

Lecture Notes in Computer Science - Germany
doi 10.1007/978-3-642-40820-5_26
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Springer Berlin Heidelberg

Related search

A Review of Hardware Transactional Memory in Multicore Processors

Information Technology Journal
2009English

Hardware Transactional Memory With Software-Defined Conflicts

Transactions on Architecture and Code Optimization
HardwareInformation SystemsArchitectureSoftware
2012English

Scalable Hardware Memory Disambiguation for High ILP Processors

English

TMbarrier: Speculative Barriers Using Hardware Transactional Memory

2018English

Exploring Garbage Collection With Haswell Hardware Transactional Memory

ACM SIGPLAN Notices
2014English

What Scientific Applications Can Benefit From Hardware Transactional Memory?

2012English

Hardware Transactional Memories

Advances in Systems Analysis, Software Engineering, and High Performance Computing
English

Verification of a Transactional Memory Manager Under Hardware Failures and Restarts

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2014English

An Adaptive Low-Overhead Mechanism for Dependable General-Purpose Many-Core Processors

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy