A Digit Pipelined Dynamic Time Warp Processor.

doi 10.21236/ada184643
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Defense Technical Information Center

Related search

Optimal Processor Assignment for a Class of Pipelined Computations

IEEE Transactions on Parallel and Distributed Systems
HardwareComputational TheorySignal ProcessingArchitectureMathematics
1994English

Fast FPGA-based Pipelined Digit-Serial/Parallel Multipliers

English

A Pipelined, Multi-Processor Architecture for a Connectionless Server for Broadband ISDN.

English

Design and Implementation of a Ultra-High-Speed Pipelined FFT Processor

Transactions of the Society of Instrument and Control Engineers
1985English

Optimal Synthesis of Processor Arrays With Pipelined Arithmetic Units

Parallel Processing Letters
HardwareTheoretical Computer ScienceArchitectureSoftware
1994English

Efficient Pipelined Broadcast With Monitoring Processing Node Status on a Multi-Core Processor

Mathematics
Mathematics
2019English

NORA: A Racefree Dynamic CMOS Technique for Pipelined Logic Structures

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
1983English

A Dynamic Scaling FFT Processor for DVB-T Applications

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2004English

Reliability and Performance Optimization of Pipelined Real-Time Systems

Journal of Parallel and Distributed Computing
Computer NetworksHardwareCommunicationsArchitectureTheoretical Computer ScienceArtificial IntelligenceSoftware
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy