Reduction Rules for Petri Net With Inhibitor Arcs Based Representation for Embedded Systems

DEStech Transactions on Computer Science and Engineering
doi 10.12783/dtcse/cscbd2019/30067
Full Text
Abstract

Available in full text

Date
Authors
Publisher

DEStech Publications