Multiple-Cell Square-Type Layout Design for Output Transistors in Submicron CMOS Technology to Save Silicon Area
Solid-State Electronics - United Kingdom
doi 10.1016/s0038-1101(98)00112-9
Full Text
Open PDFAbstract
Available in full text
Categories
Date
June 1, 1998
Authors
Publisher
Elsevier BV