Experimental and Simulation Study of the Schottky Barrier Lowering by Substrate Doping Variation for PtSi Source/Drain SBFETs

European Solid-State Device Research Conference - France
doi 10.1109/essder.2006.307694
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Characteristics of N-Type Asymmetric Schottky-Barrier Transistors With Silicided Schottky-Barrier Source and Heavily N-Type Doped Channel and Drain

Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes
EngineeringAstronomyPhysics
2012English

Schottky Source/Drain SOI MOSFET With Shallow Doped Extension

Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes
EngineeringAstronomyPhysics
2003English

Advantage of Plasma Doping for Source/Drain Extension in Bulk-FinFET

2010English

Ballistic Electron Emission Microscopy Study of PtSi–n-Si(100) Schottky Diodes

Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures
1992English

Gate-Field-Induced Schottky Barrier Lowering in a Nanotube Field-Effect Transistor

AIP Conference Proceedings
AstronomyPhysics
2004English

INTERNAL PHOTOEMISSION SPECTROSCOPY FOR a PtSi/p-Si SCHOTTKY JUNCTION

2000English

Comparison of Raised and Schottky Source/Drain MOSFETs Using a Novel Tunneling Contact Model

English

Simulation of Spin Transport Properties in Schottky Barrier FET Using Monte Carlo Method

English

Variation in Haematology Reporting – A Drain on Clinician Time and Source of Clinician Error

Pathology
Forensic MedicinePathology
2020English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy